


MICROPROCESSOR

A microprocessor, is a general-purpose digital computer central processing unit (CPU). Although popularly known as a "computer on a chip". The prime use of microprocessor is to read data, perform extensive calculations on that data, and store those calculations in a mass storage device or display the results for human use.

Block diagram of Microprocessor




MICROCONTROLLERS

A microcontroller is a general-purpose device, but one that is meant to read data, perform limited calculations on that data, perform limited calculations on that data and control its environment based on those calculations. Its main use is

to control the operation of a machine using a fixed program that is stored in ROM and that does not change over the lifetime of the system.

MICROCONTROLLER (Block diagram)



Comparison of microprocessor and Microcontrollers

Microprocessors

- i) They have many operational codes for moving data from internal memory to the CPU.
- ii) They have one or two bit handling instructions.

Microcontrollers

They have one or two o/p codes for moving data from internal memory to CPU.

They have many.

iii) It is concerned with rapid movement of code and data from internal addresses to the chip.

It is concerned with rapid movements of bits within the chip.


iv) It can function as a computer with addition of no external digital parts.

It must have many additional parts to be operational.

8051 Basic Components

- 4KB ROM
- 128 B RAM
- four 8-BIT I/O ports
- 2 16-BIT timers/counters
- One serial interface
- 6 interrupt sources

Block diagram



8051 flag bits and PSW register

CY	PSW.0	carry flag
AC	PSW.1	ALX carry flag
FO	PSW.2	general purpose
RS1	PSW.3	register bank selector bit 7
RS0	PSW.4	register bank selector bit 0
OV	PSW.5	overflow flag
-	PSW.6	user defined
P	PSW.7	parity bit.

Basic operation of processor

- i) Fetch - Bring the next instruction from memory into the processor.
- ii) Decode - To translate data from a code into the original language or form.
- iii) Execute - Do it.

Microcontroller architecture and programming codes

Microcontrollers

Bits		memory	instructions		memory architecture	
4	8 16 32	embedded external	CISC	RISC	fruition	Harvard
family						

8051 motorola PIC texas national ACM others

Intel ARMel Dallas Phillips Siemens

RISC - Reduced instruction set computer architecture.

CISC - Complexed instruction set computer architecture.

Harvard - There is a different block of memory for code and data.



Princeton $\rightarrow$ Have common block for code and data



In case of Harvard, 2 things can be done parallelly in princeton one has to wait for the completion of the other. Harvard required more space on ROM but princeton requires less space.

MCS-51 family of MC

- $\rightarrow$ 8 bit processor (8051) $\rightarrow$ basic version.
- $\rightarrow$ 4k bytes of on-chip ROM instruction memory.
- $\rightarrow$ Data storage and the stack
- $\rightarrow$ 2 times, one serial port, four 8 bit, parallel I/O ports
- $\rightarrow$ speeds (frequency) starting from 12 MHz.

Architctural needs of a microcontroller

- $\rightarrow$ Lets consider what architectural features could be needed in a microcontroller.
 - What are expected applications?
- $\rightarrow$ sensing the environment
 - o/p
- $\rightarrow$ The response may be delayed
 - timer / counter
- $\rightarrow$ prioritized response
 - interrupts (disturbs processing)

these are used to disturb the processes which went wrong.


- software to control the process
 - non-volatile memory (ROM)
- temporary data
 - RAM

Register → A proper formatted memory. It has different capacity but for a particular microcontroller they are fixed.

The processor


Registers

- general purpose → used as programmer requires
- special purpose → can only be used for specific function
 - stack pointer, - accumulator - pointers



interrupt of previous process in stack by storing some address in it. Jumps to process (interrupted)


stack - Data structures following mechanisms of, it in last out
stack is used for arithmetic operators.



untill this it shows error.

search in stack is impossible.

pointers - pointing



ALU

→ Made up of functional blocks that perform different arithmetic and logical operations on the operand.

→ flag → indicate something
eg- sign, carry, zero.

→ PSW - (program status word)
flags register are collectively known

Memory

RAM - Dynamic and static temporary memory.

Dynamic - set of box in home when switched off it again sets up (same channel will not play).

ROM - Erasable :- EPROM hard disc

Electrically erasable - EEPROM

MCS - 51 variants

More no. of interrupts, better is controller.

Read about flash memory

- It is an electronic non-volatile computer storage medium that can be electrically erased and reprogrammed.

When pointer is pointing at first address stack will be empty.

GUI - Graphical user interface. 1 bit at a time can be sent through "serial interface".

RISC

Reduced Instruction set computing / architecture has a small set of attributes that allows it to have a lower cycles per instruction than CISC.

CISC

Complex instruction set computing / architecture is a processor design where single instructions can execute several low-level operations load from memory, an arithmetic or are capable of multi-step operations or a addressing modes within single instructions.

RISC

i) Reduced instruction set architecture

ii) Only few instructions are present

CISC

Complex instruction set architecture

Many instructions are present.

iii) Only few instruction addresses memory.

iv) fixed length instructions

v) highly pipelined

vi) many register sets are present

Most of the instructions address the memory.

variable length instructions

less pipelined

few register sets are present

Harvard Architecture

i) Has separate data and instruction buses allowing transfers to be performed simultaneously on both buses

ii) It is possible to have two separate memory systems.

Princeton architecture

Has only one bus which is used for both data transfers and instruction fetches must be scheduled.

They can't be performed at the same time.

Processor has controlling unit.

Note on pins of 8051

→ 8051 consists of I/O ports (P_0-P_3)

→ Port 0 (pins 32-39): $P_0(P_0, 0-P_0, 7)$

→ 8 bit R/W general purpose I/O.

→ OR acts as a multiplexed (same pin can acts as address, data and general purpose) low byte address, and data bus for external memory design.

- Part 1 (pins 1-8) : P₁ (P_{1.0} - P_{1.7})
- only 8 bit I/O - general purpose I/O.
- Part 2 (pins 21-28) : P₂ (P_{2.0} - P_{2.7})
- 8 bits I/O - general purpose I/O or high bytes of address bus for internal memory design.
- Part 3 (pins 10-17) : P₃ (P_{3.00} - P_{3.7})
- general purpose I/O
- each part can be used as i/p or output. (bi-directional)
- its not using only one of the internal peripherals (timer) or internal interrupts.

On chip RAM

- There are 4 BANK's (are group of registers)
- if there are 4 banks, then each bank has 8 registers, 32 registers totally in 4 banks.

locations → addresses

$$16 \text{ locations} \times 8 \text{ bits} = 128 \text{ bits}$$

Accumulator - holds the value of our operator.

2-16 bit register.

- 1) program counter → points to the next instruction in ROM.
- 2) DPH → data pointer high byte
DPL → data pointer low byte

Data pointer contain address of internal and external.

- Hardware can exist without software.
- ACC and B registers → 8 bit each stack pointer → 8 bit
- Nibble - 4 bit.
- carry generated from 4th bit to 5th bit is called auxiliary carry.
- if both RSO, RSO are present then bank "zero" is selected.
- Parity - Pair of one's.
- f is represented in 4 bits.
- FF is 8 bits.

Buffers - to communicate these are necessary.

"128 bytes" bytes RAM consists

Microcontroller is CISC architecture

We can connect "External ROM"

"RAM" has 128 bytes.

There are no instructions which has 4 bytes, we have only "1, 2, 3". 8051 microcontroller can use both internal and external memory. All addresses are hexadecimal in nature. Software is embedded in hardware or vice versa.

"Counter" makes "Timers".

We can design counter and timer.


8051 Instruction Set

- 8051 has 255 instructions.
- It is optimized for 8-bit control applications.
- It is leaving 1 bit op-codes.

It is having 8 bit sp-rodes.

139 $\rightarrow$ 1 byte, 92 $\rightarrow$ 2 byte and 24 $\rightarrow$ 8 byte.

$\rightarrow$ 2 times together form a state



$$T = 1/f$$

if $f = 11.0592$ MHz of crystal oscillator

$$T = \frac{1}{11.0592} = 0.0904 \mu s$$

$\rightarrow$ 1 state is as good as $2 \times T = 2 \times 0.0904 \mu s$
 $= 0.18 \mu s$

$$\begin{aligned} 1 \text{ Machine cycle (1 MC)} &= 6 \times \text{state} \\ &= 6 \times 0.18 \mu s \\ \text{1 MC} &= \underline{\underline{1.08 \mu s}} \end{aligned}$$

How many machine cycle are there in 1 sec

Soln

$$\left(\frac{11.0592}{12} \right) \text{ MHz} = \underline{\underline{0.921 \times 10^6}}$$

$$T = \frac{1}{\text{frequency}}$$

i) Five addressing modes are available :-

- Immediate
- Register
- Direct
- Indirect
- Indexed

There are three more modes :-

- Relative
- absolute
- long

These are used with calls, branches, and jumps and are handled automatically by the assembly.

What is overflow? When does it occur?

- Overflow occurs when there are insufficient bits in a binary number representations

Exceptions - Can't move one register to another.

Not all combinations are valid.

Ex. MOV R₂, R₁ (invalid)

→ only one bank can be accessed at a time controllable through bit R₅₀ and R₅₁ of the PSW.

MOV. PSW, # 00011000B

set R50: R51 to 11, therefore accessing register banks.

Direct Addressing

Either the source and destination is direct address value.

- It can access any on-chip hardware registers by their address or access any memory location by its address.
- All on-chip memory locations and registers have 8-bit address.

Can we use the 8-bit address in the instruction?

MOV A, 4H $A \leftarrow \text{mem}[04H]$ (memory location)

Note :- No '#' sign here.

"04H" coz we need to know the actual address to transfer data

Yes, hexadecimal can be represented using 3 bits.

We can write address on destination also.

Indirect Addressing

- R₀ and R₁ may be used as pointer (we use to point to other location) registers where their contents indicate an address in internal RAM where the data is to be read and written.
- Indirect addressing is represented by a commercial '@' sign (@) preceding R₀ or R₁.
- MOV R₁, #40H, 40H value is passing to R₁.
- MOV A, @R₀,
- MOV @R₀, R₁.

Limitations

We can't use other than R_0 and R_1 to point to other registers.

MOVx is used for internal memory.

MOV is for internal memory.

Write a program to copy value, $40H$ in register R_0, R_1 , memory address $3FH$ or @ location $3FH$ using min instructions and using all memory address

Immediate addressing

MOV $R_0, \#40H$

MOV $R_1, \#40H$

Register addressing

MOV $A, 40H$

MOV R_0, A

MOV R_1, A

Direct addressing

MOV $R_0, 40H$

MOV $R_1, 40H$

16 bit register points program counter is not present in ROM because it is the only register which doesn't have address/location.

Write the previous code in a single instruction with all addressing modes.

```
MOV R0, #40H,  
MOV A, R0  
MOV R1, A  
MOV 3FH, @R1
```

Can we use address location in destination?

Yes

Ex:- MOV @R0, R1 (This allows (shows) address can be destination)

We use op-code to perform.

Operations on operands → are registers

To perform operation, we need op-codes and operands.

Why do we need address?

Immediate Addressing

MOV_x A, @R1; Move contents to external memory not internal

Instruction types

The instructions are grouped into 5 groups

- arithmetic
- logic
- Data transfer
- Boolean
- Branching

Steps:-

Kiel Version 3 → double click

IDE → Integrated Development Environment

Project → give name → save → choose target device → atmel
(+ sign) → AT89C51ED2 → OK → NO → file → text → textfile opens
(start program).

Directors → ORG, and

└─→ program has to start from its memory location

Program:-

org 0000h

mov a, #12h

mov r0, a

end

Now go to file → save → file name movd1.asm → save (after saving it, come in dark black or bold letters). Right click on source group → add files to group source group → change file type to asm → click on movd1 → click only once on add not double click.

To check for error:-

right click on file movd1.asm → click on build target. If there are errors it shows a blue arrow mark, near the error.

To execute

Debug → start debug session → OK.

Yellow arrow is PC (program counter)

To run - F11

NOP $\rightarrow$ no operation

Window is called disassembly window

To stop $\rightarrow$ debugging $\rightarrow$ press stop

To view memory window:-

view $\rightarrow$ memory window (where we can see any memory location)

Write an ALP to transfer a block of data from internal memory location 30h to 34h to 40h-44h.

```
org 0000h
mov 30h, #0aah
mov 31h, #0bbh
mov 32h, #0cch
mov 33h, #0ddh
mov 34h, #0eeh
mov 30h, 40h
mov 31h, 41h
mov 32h, 42h
mov 33h, 43h
mov 34h, 44h
end
```

dptr is a register which is used to point to the internal register
(16 bit)

```
mov dptr, #4050h
mov a, #12h
mov x @dptr, a
movx a, @dptr
mov R7, a
end.
```

Write an ALP to transfer a block of data from internal memory location 4000h to 4004h to internal memory 30h to 34h

```
org 0000h
mov dptr, #4000h
mov a, #0aah
movx @dptr, a
movx a, @dptr
mov 3ah, a
mov dptr, #4001h
mov a, #0bbh
mov @dptr, a
mov a, @dptr
mov 31h, a
mov dptr, #4002h
mov a, #0cch
mov @dptr, a
mov a, @dptr
mov 32h, a
```

```

mov dptr, #4003h
mov a, #0ddh
movx @dptr, a
movx a, @dptr
mov 03h, a
mov dptr, #4004h
mov a, #0eeh
movx @dptr, a
movx a, @dptr
mov 04h, a
end.

```

Write an ALP to exchange a block of data from 4000 h to 4004 h to internal memory location internal memory location

```

org 0000h
mov dptr, #4000h
movx a, @dptr
mov r0, a
mov a, 50h
mov 50h, r0
movx @dptr, a
mov dptr, #4001h
movx a, @dptr
mov r0, a
mov a, 51h
mov 51h, r0
movx @dptr, a

```

```

org 0000h
mov dptr, #4000h
movx a, @dptr
mov r0, a
mov 50h, r0
movx @dptr, a

```

```

mov dptr, #4002h
mov a, @dptr
mov r0, a
mov a, 52h
mov 52h, r0
movx @dptr, a
mov dptr, #4003h
mov a, @dptr
mov r0, a
mov a, 53h
mov 53h, r0
movx @dptr, a
mov dptr, #4004h
mov a, @dptr
mov r0, a
mov a, 54h
mov 54h, r0
movx @dptr, a
end

```

Write an ALP to add two 1 bit numbers

```

org 0000h
mov a, #0FBh
mov r0, #022h
ADD a, r0.
end

```

Write an ALP to add 16 bit numbers

```
org 0000h
mov r0, #0FBh
mov r1, #022h
ADD r1, r0
mov 51h, r1
mov r2, #0AAh
mov r1, #0BBh
ADDC r1, r2
mov 50h, r1
end
```

Write an ALP to multiply and divide two 8 bit numbers

```
org 0000h
mov a, #12h
mov b, #11h
mul ab
end
```

```
org 0000h
mov a, #20h
mov b, #30h
div ab
end
```

Write an ALP to add 5 numbers present in 50-54 memory location

```
org 0000h
mov a, #50h
mov r0, #51h
add a, r0
```

```
org 0000h
mov 50h, #11h
mov 51h, #22h
mov 52h, #33h
mov 53h, #44h
mov 54h, #55h
```

```
mov a, #10h
add a, 50h
add a, 51h
add a, 52h
add a, 53h
add a, 54h
end
```

Addition of 32-bit numbers

```
org 0000h
mov r0, #13h
mov a, #16h
add c a, r0
mov 50h, a
mov r0, #12h
mov a, #14h
add c a, r0
mov ah, a
mov r0, #11h
mov a, #12h
add c a, r0
mov 48h, a
mov a, #11h
add c a, r0
mov 47h, a
end
```

subtract two 16 bit numbers (let no.s be a617 & 123a

```
org 0000h  
mov a, #17h  
mov 10, #03ah  
sub b a, 10  
mov 51h, a  
mov a, #0ab6h  
mov 10, #0123h  
sub b a, 10  
mov 50h, a  
end
```

Block transfer using increment function

```
org 0000h  
mov 50h, #0aah  
mov 51h, #0bb6h  
mov 52h, #0cch  
mov 53h, #0ddh  
mov 54h, #0eeh  
mov 60h, 50h  
mov a, 60h  
mov 10, 50h  
inc a  
inc 10  
mov a, 10  
inc a  
inc 10  
mov a, 10
```


```
inc 10  
mov a, 10  
inc a  
inc 10  
mov a, 10  
end
```

Block transfer data using decrement operation

org 0000h

mov 54h, # 0aah
mov 53h, # 0bbh
mov 52h, # 0cch
mov 51h, # 0ddh
mov 50h, # 0eeh
mov 9, 54h
mov 10, 64h
mov 10, a
dec a
dec 10

mov 10, a
dec a
dec 10
mov 10, a
dec a
dec 10
mov 10, a
dec a
dec 10
mov 10, a
end.



subtraction

54h and 35h and equation logical equation on 1 bit.

54h
35h
—

2 | 35h
2 | 18-1
2 | 9-1
2 | 4-0
2 | 2-0
10

35h = 100011h

2 | 54
2 | 27-0
2 | 13-1
2 | 6-1
2 | 3-0
1-1

54h = 110110h

110110h
100011h
—
100010

RL - xor

ANL - and

ORL - or


CLR - clear

CPL A - complement

RL A

How many time you rotate left it changes by 2^n when n = times, it will rotate left.

RLC A Rotate left through carry




MSB - 0 +ve

MSB - 1 -ve


RRA

A = 44h



RRC

A = 44h



LSB = 1 odd
LSB = 0 even

XCH exchange 8 bit of memory.

XCH a, 1n

XCH A, direct

XCH A, @ 1i


XCHD - exchange lower nibbles of two values.

Boolean algebra

OR, XOR operate on single bit

SETB C (make C-1)

SETB bit (make bit-1)



JC (jump if carry is there)

By giving label to instruction, it jumps
carry is 1, it jumps down

JNC - jump on no carry.

JB - jump if bit

JB __, back

TB = 1 (true condition)

FB = 0 (false condition)

JNB __, back

TB = 0

FB = 1

JBC __, back

it jumps if the condition is true,
before jumping it clears everything.

JBC (jump on bit, clear)

Byte level

~~BJNZ~~ R0, back

```

graph TD
    A[BJNZ] --> B[0000]
    A --> C[not]
    A --> D[zero]
    B --> E[jump]
  
```

Write an AIP to add 5 8 bit numbers stored in 20-24h.
if moved by 10h, we will get 16 numbers

```

simple one
org 0000h
mov a, 20h
add a, 21h
add a, 22h
add a, 23h
add a, 24h
end

```

```

org 0000h
mov 15, #05h
CLRC
mov 10, #20h
back: ADDC A, @ 10
INC 10
DJNZ 15, back
end

```

- 1) Write an AIP to find average of n numbers
- 2) Write an AIP to find GCD and LCM.
- 3) to find count no. of positive no. in an array of 10 numbers

- 4) no. of negative no.s
- 5) no. of even no.s
- 6) no. of odd no.s
- 7) no. of zero in a given 8-bit number
- 8) no. of ones in a given 8-bit number
- 9) to find average of all +ve no.s
- 10) " " " all -ve no.s
- 11) " " " all even "
- 12) " " " all odd "

- 12) To check greater no. among two no.s
- 13) " " smaller " " " "
- 14) To check the greatest no. in an array of 5 no.s
- 15) To " " smallest no. " "
- 16) To arrange array in ascending
- 17) descending

Write an ALP to find factorial of 5 numbers

```

org 0000h
mov r0, #20h
clr c
mov b, r0
mov r5, #05h
back: mul ab
inc r0
DJNZ r5, back
end

```

```

org 0000h
mov clr c
mov r0, #05h
mov a, #01h
x: mov b, r0
mul ab
djnz r0, x
end

```

```

1) org 0000h
mov r0, #40h
mov r4, #44h
clr c
go: add c, @r0
inc r0
DJNZ r4, go
mov b, #5h
div ab
end

```

```

2) org 0000h
mov r0, #40h
mov r1, #10h
mov r2, #00h
go: RLC a
inc r1
mov a, r0
JNC next
inc r2
next: DJNZ r1, go
end

```