

III Semester B.E. Examination
(Electronics and Communication Engineering)
Digital Circuits (ECC235)

Duration: 3 hours

Max. Marks: 100

Note: i) Answer any TWO full questions from UNIT-I, any TWO full questions from UNIT-II and any ONE full question from UNIT-III.

UNIT-I

- 1 a. With the help of neat circuit diagram explain the working of a two input TTL NAND gate. (06 marks)
- b. Simplify the given boolean function by using K-map method and express it in SOP form. Realize the logic circuit by using NAND gates only.

$$f(A,B,C,D) = \sum m(7,9,10,11,12,13,14,15)$$
 (06 marks)
- c. With truth table and expression, implement the 8:3 priority encoder where highest priority is given to MSB bit. (08 marks)
- 2 a. With the help of neat circuit diagram explain the working of a MOS inverter. (06 marks)
- b. What is magnitude comparator? Write the truth table and circuit diagram of 1 bit comparator. (06 marks)
- c. Find the prime implicants for boolean expression by using Quine McClusky method.

$$f(A,B,C,D) = \sum m(1,3,6,7,8,9,10,12,14,15) + d(11,13)$$
 (08 marks)
- 3 a. With the help of neat circuit diagram explain the working of a ECL OR gate. (06 marks)
- b. Simplify the given boolean function by using K-map method in POS form.

$$f(A,B,C,D) = \sum m(0,1,2,3,4,5,7)$$
 (06 marks)
- c. Design a decimal adder using IC 7483. (08 marks)

UNIT-II

- 4 a. Explain the operation of SR latch using NOR gates. (06 marks)
- b. Find the characteristic equations of JK FF and D FF. (06 marks)
- c. Explain the four basic types of shift registers with neat block diagram. (08 marks)
- 5 a. Explain the operation of a simple SR FF for switch debouncer application. (06 marks)
- b. Compare the ripple and synchronous counters. (06 marks)
- c. Design a mod-5 asynchronous counter with initial state $(001)_2$ and draw the timing diagram. (08 marks)
- 6 a. Explain the working of JK FF. Write its truth table and excitation table. What is race around condition? (10marks)

- b. Design mod-6 synchronous counter by using SR FF.

(10marks)

UNIT-III

- 7 a. Write a note on Moore and mealy model with respect to design of sequential circuits. Compare the two models. (06 marks)
- b. Draw an ASM chart for a 2 bit counter having one enable line E such that E=1 (count enable) & E=0 (count disable) (06 marks)
- c. Explain the following terms, transition equation, transition table, excitation table, state table (08 marks)
- 8 a. Design a synchronous circuit that has a single input variable and single output variable. The input data are received serially. Cause the first output bit to be the same value as the first input bit in the serial string (i.e. if x=0, then z=0; if x=1 then z=1). Output z is to change thereafter only when three consecutive input bits have the same value for example,
x= 00100111011000 , z=00000001111110
Construct ASM, state table and realize the design using JK FF. (10marks)
- b. Write note on following, (10marks)
- i) state reduction using equivalence classes
 - ii) state reduction using implication charts

- A scheme & solution does not mean the splitting of final marks allocated into its component parts (example 2+2+4+2). It has to clearly show the detailed expected answers / response for each component.

Exam: B.E. / B.Arch. / M. Tech./M.C.A./M.B.A./Ph.D Academic Program BE Sem: III

Course: Digital Circuits

Course Code: ECC235 Duration of Paper: 3 Hrs. Maximum marks: 100

Question Number	Solution	Marks Allocated
	<u>Unit - I</u>	
1.a.	Circuit diagram of TTL NAND gate - 3M and explanation of its working - 3M	<u>6M</u>
1.b.	Simplification - 4M Logic diagram - 2M Expression from K-map, $f = AB + AD + AC + BCD$ " for NAND realization, $f = \overline{AB} \cdot \overline{AD} \cdot \overline{AC} \cdot \overline{BCD}$	<u>6M</u>
1.c.	For truth table - 2M Simplification of expression - 3M For logic diagram - 3M	<u>8M</u>
2.a.	Circuit diagram of MOS inverter - 3M and explanation of its working - 3M	<u>6M</u>
2.b.	Comparator definition - 2M Truth table and simplification of expression - 2M Logic diagram - 2M	<u>6M</u>

Question
Number

Solution

Marks
Allocated

2.c.

Using Q-M method,
 1st level grouping - 3M
 2nd " " - 2M
 3rd " " - 2M
 Final prime implicants - 1M

$$\rightarrow P = A, Q = BC, R = CD, S = \overline{B}D$$

8M

3.a.

Circuit diagram of ECL OR gate - 3M
 and explanation of operation - 3M

6M

3.b.

$$f(A, B, C, D) = \sum m(0, 1, 2, 3, 4, 5, 7)$$

AB \ CD	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	0	0	0	1
10	0	0	0	0

$$f = (\overline{A}) \cdot (\overline{B} + \overline{C} + D)$$

Graphs For K-map and
 grouping - 3M

6M

For simplified expression - 3M

3.c.

For truth table - 2M

For simplification - 3M

For logic diagram - 3M

8M

Unit II

4.a.

For logic diagram of SR latch - 2M
 and explanation of operation with
 truth table - 4M

6M

Question Number	Solution	Marks Allotted																								
4.b.	Characteristic equation of JK FF - 3M " " D FF - 3M	6M																								
4.c.	Explanation of following shift register with diagram Serial to serial out shift reg. - 2M " Parallel " " " - 2M Parallel to serial " " " - 2M " " parallel out " " - 2M	8M																								
5.a.	For circuit diagram - 2M and explanation of operation with timing diagram - 4M	6M																								
5.b.	Differences between Ripple and Synchronous Counters.	6M																								
5.c.	For truth table - 2M, Simplified expression - 2M For logic diagram - 4M Truth table <table border="1"> <thead> <tr> <th>Q_c</th> <th>Q_b</th> <th>Q_a</th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Initial state</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td></td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td></td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td></td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Final state</td> </tr> </tbody> </table> Unique combination $f = Q_c Q_b$ for reset to (001)	Q_c	Q_b	Q_a		0	0	1	Initial state	0	1	0		0	1	1		1	0	0		1	0	1	Final state	8M
Q_c	Q_b	Q_a																								
0	0	1	Initial state																							
0	1	0																								
0	1	1																								
1	0	0																								
1	0	1	Final state																							

Page No. 3

Question Number	Solution	Marks Allocated
64.	Truth table - 1M Excitation table - 1M ^{logic} Block diagram of JK FF - 2M and explanation of operation - 4M explanation of Race around Condition - 2M	10M
6.b.	Excitation table of SR FF - 2M State transition table - 3M For finding equations - 3M Final logic diagram - 2M	10M
<u>Unit - III</u>		
7.a.	Moore model - 2M Mealy " - 2M Comparison of moore and mealy - 2M	6M
7.b.	Drawing ASM chart of 2 bit Counter - 3M & explanation of operation - 3M	6M
7.c.	Explanation of transition equation - 2M " " table - 2M " excitation " - 2M " state " - 2M	8M

8.9. ASM diagrams - 3M

State table and simplification - 4M

10M

for logic diagrams - 2M

8.6.

Explanation of state reduction using equivalence
class - 5M

10M

" " " " " implication
chart - 5M

— 0 —

III Semester B.E. Examination
(Electronics & Communication Engineering)
Digital Circuits (ECC235)

Duration: 3 hours

Max. Marks: 100

Note: Answer any TWO full questions from UNIT-I, any TWO full questions from UNIT-II
 and any ONE full question from UNIT-III.

UNIT-I

1.
 - a. With the help of neat circuit diagram illustrate the working of a MOS inverter. (6 marks)
 - b. Solve the following function and represent them in minterm and maxterm canonical form. $f(x,y,z) = x + x'z'(y+z)$ (6 marks)
 - c. Design full adder using minterm generator and maxterm generator. (8 marks)

2.
 - a. There are four doors w,x,y,z for a room. A person cannot enter inside if out of four doors only when
 - i) Door z is closed
 - ii) Door y is closed
 - iii) Door x and y are closed.
 - iv) Door w,x and y are closed.
 - v) All are closed.


He is free to decide whether to enter or not, if out of four doors when

 - i) All are open
 - ii) Door y, z are closed irrespective of other door conditions, except when all are closed.
 - iii) Door y, w are closed and x, z are open.


Identify a technique that can be programmed and that is used for more number of variables to generate all possible prime implicants.
 Assume: Door closed and person can enter is logic 1.
 Door open and person cannot enter is logic 0. (10 marks)
 - b. Identify the suitable component and using the same design a subtractor, where each number in the subtractor is defined by a binary code of 4 bits. Illustrate with an example. (10 marks)

3.
 - a. Identify a technique that cannot be programmed and that is used for less number of variables to provide minimal sums and minimal products for the following Boolean function. (10 marks)
$$f(w,x,y,z) = \Pi m(0,2,6,11,13,15) + dc(1,9,10,14)$$
 - b. Design a digital system for the following functionality using multiplexers
 - i) 16:1 mux
 - ii) 8:1 mux with w,x,y as select lines.
 - iii) 4:1 mux with w,x as select lines. (10 marks)
$$f(w,x,y,z) = \Sigma m(0,1,4,6,7,9,11,14,15)$$

- 4 a. Realize an SR latch to function as a switch debouncer circuit. (7 marks)
- b. Identify the design principle to realize Johnson counter using 4 bit universal shift register. (8 marks)
- c. For the circuit shown in the figure, what will be the sequence of the counter states which Q_1Q_0 follow. (5 marks)



- 5 a. Mention the limitation of SR flip-flop. How is this limitation overcome using Master-Slave J-K flip-flop? (7 marks)
- b. Design a system to provide the status of the number of marbles in a box. It is observed that initially the box was having 3 marbles. Then at regular intervals it was incremented by 1 marble at a time. This repeated till the count increased to 11 marbles. Store this status and demonstrate the count of marbles in the box continuously at all intervals. Use excitation table and data flip-flops. (8 marks)
- c. In the mod-6 ripple counter shown in the figure, the output of a two input gate is used to clear the JK flip-flop. Identify the gate used. (5 marks)



- 5 a. Illustrate the functionality of a negative edge triggered D flip-flop using NAND gates. (7 marks)
- b. Design an asynchronous mod-5 down counter with initial state being 1001. (8 marks)
- c. Determine the counting sequence for the following counter. (5 marks)



K. L. E. SOCIETY'S
B.V. BHOMARADDI COLLEGE OF ENGINEERING & TECHNOLOGY,
HUBLI -580 031, KARNATAKA STATE

Set	✓ 1	2	3
(Tick ✓ appropriately)			


Scheme & Solutions

- A scheme & solution does not mean the splitting of final marks allocated into its component parts (example 2+2+4+2). It has to clearly show the detailed expected answers / response for each component.

Exam: B.E. / B.Arch. / M. Tech./M.C.A./M.B.A. Academic Program ... B.E. ... Sem: III

Course: Digital Circuits

Course Code: ECC 235 Duration of Paper: 03 Hrs. Maximum marks: 100

Question Number	Solution	Marks Allocated
1 (a)	 Diagram → <u>2 marks</u>, Discussion of operation of MOS inverter → <u>4 marks</u> η-MOS inverter	06
(b)	minterm form, $f(x,y,z) = x + \bar{x}\bar{z}(y+z)$ $= x + \bar{x}y\bar{z} + \bar{x}z\bar{z}$ $= x(y+\bar{y}) + \bar{x}(y+\bar{y})\bar{x}y\bar{z}$ $= xy + x\bar{y} + \bar{x}y\bar{z}$ $= xy(z+\bar{z}) + x\bar{y}(z+\bar{z}) + \bar{x}y\bar{z}$ $= xyz + xy\bar{z} + x\bar{y}z + x\bar{y}\bar{z} + \bar{x}y\bar{z}$ Maxterm canonical form $f(x,y,z) = \bar{x} + \bar{x}\bar{z}(y+z)$ $= (x+y+\bar{z})(x+\bar{y}+\bar{z})(x+y+z)$ 3 marks	06
(c)	Full adder Design using minterm generator & maxterm generator 8 marks	08

Question Number

Solution

Marks Allocated

2(a) Tabulation column. $\rightarrow$ 2 marks

Obtaining the function
 $f(W, X, Y, Z) = \sum m(4, 5, 8, 9, 12, 13) + d(0, 3, 7, 10, 11)$
 $\rightarrow$ 1 mark

Q.M reduction $\rightarrow$ 5 marks

Prime implicants $\bar{y}, w+x \rightarrow$ 1 mark

(b) Component $\rightarrow$ Parallel adder. $\rightarrow$ 1 mark

Design of subtractor using parallel adder. $\rightarrow$ 6 marks

Illustration of the working with one example subtraction $\rightarrow$ 3 marks

3(a)

WZ

WZ	00	01	11	10
00	0	x	1	0
01	1	1	1	0
11	1	0	0	x
10	1	x	0	x

$m_{s1} = \bar{w}z + w\bar{z} + \bar{w}x\bar{y} \rightarrow$ 1 mark

$m_{s2} = \bar{w}z + w\bar{z} + x\bar{y}\bar{z} \rightarrow$ 1 mark

WZ

WZ	00	01	11	10
00	0	x	0	0
01	0	0	0	x
11	0	0	0	x
10	x	0	x	1

$mp1 = (\bar{w} + \bar{z})(\bar{y} + z)(w + x + y) \rightarrow$ 1 mark


$mp2 = (\bar{w} + \bar{z})(\bar{y} + z)(w + x + z) \rightarrow$ 1 mark

3(b) (i) 16:1 mux $\rightarrow$ 2 marks

(ii) WZ

WZ	00	01	11	10
00	1	1	0	0
01	1	0	1	1
11	0	0	1	1
10	0	1	1	0

$I_0 \rightarrow 1, I_1 \rightarrow 1, I_2 \rightarrow 1, I_3 \rightarrow 1, I_4 \rightarrow 1, I_5 \rightarrow 1, I_6 \rightarrow 1, I_7 \rightarrow 1$



$\rightarrow$ 2 marks

2 marks



Page No. 2/6

Marks
Allocated

Question
Number

Solution



Marks
Allocated



2 marks


UNIT - II

A (a) Switch debouncer using SR latch.



S/w Debouncer using SR latch.

A (b)



Select lines	Register opers
$S_1 S_0$	
0 0	Hold
0 1	Shift right
1 0	Shift left
1 1	Parallel load

08

Page No. 9/2


Parallel o/p
 Diagram + table $\rightarrow$ 4 marks
 Explan $\rightarrow$ 2 marks
 Design principle $\rightarrow$ 2 marks

Question Number	Solution	Marks Allocated																																		
4 (c)	Sequence is $00 \rightarrow 01 \rightarrow 10 \rightarrow 00 \rightarrow$ <u>5 marks</u> $Q_0 = \overline{Q_1} + Q_0$ $Q_1 = Q_0$	05																																		
5 (a)	Limitation $\rightarrow$ Race around around Condition $\rightarrow$ <u>2 Marks</u> Master-Slave JK FF Diagram $\rightarrow$ <u>2 Marks</u> $\rightarrow$ Operⁿ showing the sett remedy for the limitation of SR FF. $\rightarrow$ <u>4 Marks</u>	07.																																		
(b)	$3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow 10 \rightarrow 11$ } $\rightarrow$ <u>2M</u> above sequence to be obtained. state diagram } $\rightarrow$ <u>4M</u> + Excitation table + i/p expressions Implementⁿ drags circuit $\rightarrow$ <u>2M</u>	08																																		
(c)	<table border="0"> <tr> <td>C</td><td>B</td><td>A</td><td>f</td><td rowspan="8">} $\rightarrow$ <u>2M</u></td><td rowspan="8"> for given counts the 2 i/p gate used is <u>OR</u> gate. $\rightarrow$ <u>1M</u> </td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td></tr> </table> Analysis $\rightarrow$ <u>2M</u>	C	B	A	f	} $\rightarrow$ <u>2M</u>	for given counts the 2 i/p gate used is <u>OR</u> gate. $\rightarrow$ <u>1M</u>	0	0	0	1	0	0	1	1	0	1	0	1	0	1	1	1	1	0	0	1	1	0	1	1	1	1	0	0	05
C	B	A	f	} $\rightarrow$ <u>2M</u>	for given counts the 2 i/p gate used is <u>OR</u> gate. $\rightarrow$ <u>1M</u>																															
0	0	0	1																																	
0	0	1	1																																	
0	1	0	1																																	
0	1	1	1																																	
1	0	0	1																																	
1	0	1	1																																	
1	1	0	0																																	
6 (a)	Negative edge triggered D FF Diagram using NAND gate $\rightarrow$ <u>3 Marks</u> Illustration of functionality with an example i/p $\rightarrow$ <u>4 marks</u>	07																																		

66)

Q_1	Q_2	Q_3	Q_4
1	0	0	1
1	0	0	0
0	1	1	1
0	1	1	0
0	1	0	1
0	1	0	0

→ 2 Marks



→ 3 Marks

8M

Design $\overline{Q_3} \overline{Q_2} \overline{Q_1}$ for P

$$P = \overline{Q_3} \overline{Q_2} \overline{Q_1} \rightarrow 3 \text{ Marks}$$

c)

Here Clocks of 2nd & 3rd FF are connected to Q of previous FF $\therefore$ It is down counter. → 2 marks

Q_A	Q_B	Q_C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1


→ prohibited.

Down counter present? → 3 Marks

05


UNIT - III

7a)



state variable (S)

2 Marks



state variable (S)

$I = I/p \text{ variable}$

3 Marks

Comparison b/w both 4 Marks

10

Question Number

Solution

Mar Allocated

7b) clocked synchronous seq n/w structure
Diagram → 4 Mark
Illustration / discussion of working → 6 marks

10

8a)

$$D_1 = \overline{F_2} \overline{X} = F_2 + X$$

$$D_2 = F_1 X$$

$$Z = F_1 \overline{F_2}$$

→ 2 Mark

$$F_1 \times F_2$$

	0	1	1	1	0
0	0	1	1	1	1
1	0	1	1	1	1

$$D_1 = F_2 + X$$

$$F_1 \times F_2 \times X$$

	0	1	1	1	0
0	0	0	0	0	0
1	0	1	1	0	0

$$D_2 = F_1 X$$

$$F_1 \times F_2 \times X$$

	0	1	1	1	0
0	0	0	0	0	0
1	1	1	0	0	0

$$Z = F_1 \overline{F_2}$$

2 Mark


$$\therefore F_1^+ = D_1$$

$$F_2^+ = D_2$$

1 Mark

Cell no	Present			Next		o/p	
	F ₁	F ₂	X	F ₁ ⁺	F ₂ ⁺	D ₁	D ₂
0	0	0	0	0	0	0	0
1	0	0	1	1	0	1	0
2	0	1	0	1	0	1	0
3	0	1	1	1	0	1	0
4	1	0	0	0	0	0	0
5	1	0	1	1	1	1	1
6	1	1	0	1	0	1	0
7	1	1	1	1	1	1	0

4 Mark



3 Mark

12

8b)

Explanation on

(i) Transition Expression

(ii) " Table

(iii) Excitation "

(iv) State diagram

2 Mark each

8

Page No.

6/6

III Semester B.E. Examination
(Common to EC & EE)
Digital Circuits (17EECC203/17EEEC203)

Duration: 3 hours

Max. Marks: 100


Note: i) Answer any TWO full questions from UNIT-I, any TWO full questions from UNIT-II and any ONE full question from UNIT-III.

UNIT-I


- 1 a. Explain the working of ECL-OR gate. With the help of circuit diagram. (05marks)
b. Realize the following Boolean expression in minterm and maxterm canonical forms.
$$f(x,y,z) = x + x'z'(y+z)$$
(05marks)
c. Design a circuit using minterm and maxterm generator to realize the following functionality.
$$f(w,x,y,z) = \sum m(1,2,6,9,10,14,15).$$
Use only two input external gates. (10marks)
- 2 a. Three sensors are used to operate two machines. The sensors are labeled as A,B,C. Both machines will not function when none of the sensors are ON. Machine M1 is ON whenever minimum two sensors are ON else no. Machine M2 is ON only when any one sensor is ON. Design a digital system using non programmable logic in SOP and POS formats. (10marks)
b. Realize the following Boolean function with multiplexers.
$$f(A,B,C,D) = \sum m(1,3,6,8,10,14,15)$$
 - i) Using 16:1 MUX
 - ii) Using 8:1 MUX with A,B,C as select lines.
 - iii) Using 8:1 MUX with A,B as select lines.(10marks)
- 3 a. Identify a technique that can be programmed and using the same find minimal sums for the following Boolean function.
$$f(w,x,y,z) = \prod M(4,6,7,8,12,14).$$
(10marks)
b. Design a digital circuit to compare two digital data by using only one 4 bit magnitude comparator. The length of data is 6 bits each. (10marks)

UNIT-II


- 4 a. Explain the application of SR latch as switch debouncer. (07marks)
 b. Design a universal shift register to realize SISO, PISO by generating a bit stream of 1101. (07marks)
 c. A sequence generator is shown here. The counter state is initialized to $(Q_0, Q_1, Q_2) = (0\ 1\ 0)$. Give the sequence generated at Q_0 . (06marks)



- 5 a. Explain the race around condition. How is it addressed using master slave SR Flip flop. (07marks)
- b. Design a 2 bit binary up-down counter using D flip flop. (07marks)
- c. If the present state of counter is $Q_2 Q_1 Q_0 = 011$ then show the next state using timing diagram. (06marks)




- 6 a. Explain the working principle of positive edge triggered D flip flop using SR latch. (07marks)
- b. Design an asynchronous decade counter to go through a sequence with the initial count of 3 in the increasing order. (07marks)
- c. A three bit pseudo random number generator is shown. Initially the value of $y = y_2 y_1 y_0$ is 111. Compute the value of y after 3 clock cycles. (06marks)



UNIT-III

- 7 a. Compare Mealy and Moore models of synchronous sequential networks. (08marks)
- b. For the clocked synchronous sequential network construct the excitation table, transition table, state table and state diagram. (12marks)



- 8 a. With the aid of block diagram representation explain Read Only Memory organization. (10marks)
- b. Explain how does a static RAM cell differ from a dynamic RAM cell. (10marks)



(Established under The KLE Technological University Act 2012, Karnataka Act No.22, 2013)
B. V. Bhoomaraddi College Campus, Vidyanagar, Hubballi - 580031, Karnataka India
Scheme & Solutions

- A scheme & solution does not mean the splitting of final marks allocated into its component parts (example 2+2+4+2). It has to clearly show the detailed expected answers / response for each component.

Exam: B.E. / B.Arch. / M. Tech / M.C.A / M.B.A / Ph.D Academic Program ENC Sem: III

Course: Digital Circuits

Course Code: 17EECC203 Duration of Paper: 3 Hrs. Maximum marks: 100


Question Number	Solution	Marks Allocated
1-(a)	UNIT I Circuit diagram- 2m. Explanation- 3m.	05
(b)	$f(x, y, z) = (x + y + \bar{z})(\bar{x} + \bar{y} + z)(x + y + z)$ $= \Pi M(1, 3, 0) - 2^{1/2}$ $= \Sigma m(2, 4, 5, 6, 7) - 2^{1/2}$	5m
(c)	min term generator. -5m	10

Question
Number

Solution

maxterm generator.

5M.



2 (a)

A	B	C	M ₁	M ₂
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	0

M₁ =

BC	00	01	11	10
A=0	0	0	1	0
A=1	0	1	1	1

M₁ = BC + AC + AB. - (1M)

M₁ = (A+C)(A+B)(B+C) - (1M)

M₂ =

BC	00	01	11	10
A=0	0	1	0	1
A=1	1	0	0	0

M₂ = $\bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C}$ - (1M)

M₂ = (A+B+C)($\bar{A} + \bar{C}$)($\bar{A} + \bar{B}$)($\bar{B} + \bar{C}$) - (1M)

(b)

- 1 - P₁
- 1 - P₃
- 1 - P₆
- 1 - P₈
- 1661
- 1 - P₁₀
- 1 - P₁₄
- 1 - P₁₅

b.

2M

AB

BC	00	01	11	10
A=0	0	1	0	0
A=1	0	0	0	1
A=1	0	0	1	1
A=0	1	0	0	1

2M

- P₀ = 0
- P₁ = 0
- P₂ = 0
- P₃ = 0 - 2M
- P₄ = 0
- P₅ = 0
- P₆ = 0
- P₇ = 1

10

Question Number

Solution

Marks Allocated

AB	00	01	11	10
00	0	1	1	0
01	0	0	0	1
11	0	0	1	1
10	1	0	0	1

$\Sigma_0 = D$
 $\Sigma_1 = \bar{C}$
 $\Sigma_3 = C$
 $\Sigma_2 = \bar{C}$

ckt diagram
- 1 m

10

3(a) Using 8m PI's are
 $\bar{y}z, wz, \bar{w}y, \bar{w}z, w\bar{y}, yz$. - 6m.

$m_{s1} = \bar{y}z + wz + \bar{w}y$
 $m_{s2} = \bar{w}z + w\bar{y} + yz$

4 mares. using


Table reduction.

10

(b)

$A_1 A_0 B_1 B_0 L E Q$
 $Q = A_0 B_1 B_0' + A_1 B_1' + A_1 A_0 B_0'$
 $E = (A_0 \oplus B_0)(A_1 \oplus B_1)$
 $L = Q \oplus E$

$A_5 A_4 A_3 A_2 B_5 B_4 B_3 B_2$
 L_i
 E_i
 Q_i



UNIT - II

4-(a)

ckt diagram - 2m.
 Timing diagram - 1m.
 Explanation - 4m.

07

Question Number	Solution	Marks Allocated
-----------------	----------	-----------------

4(b) VSR $\rightarrow$ ckt diagram - 4m.

SISO $\rightarrow$ 1m

PESO $\rightarrow$ 1m

Function table - 1m.

7m

(c)

$Q_0 \quad Q_1 \quad Q_2$

0	1	0
1	1	0
1	0	0
1	0	1
0	0	1
0	1	0

$D_0 = \bar{A}_2$

$D_1 = \bar{A}_0$

$D_2 = Q_0 \bar{A}_1$

3m

At Q_0 we

have

011100....

1m.

6m

5(a) Race around condition - 2m.

SR-master slave - ckt - 1m.

Function table - 1m.

Explanation - 3m.

7m

(b)

M	Q_1	Q_0	Q_1^+	Q_0^+	D_1	D_0
0	0	0	0	1	0	1
0	0	1	1	0	1	0
0	1	0	1	1	1	1
0	1	1	0	0	0	0
1	0	0	1	1	1	1
1	0	1	0	0	0	0
1	1	0	0	1	0	1
1	1	1	1	0	1	0

0 - up

1 - down

- 2m

Q_1, Q_0

M	00	01	11	10
0	0	1	0	1
1	1	0	1	0

Q_1, Q_0

M	00	01	11	10
0	1	0	0	1
1	1	0	0	1

- 1m

$$D_1 = \bar{M} \bar{A}_1 A_0 + \bar{M} A_1 \bar{A}_0 + M \bar{A}_1 \bar{A}_0 + M A_1 A_0$$

$$D_2 = \bar{A}_0 \quad - 1m$$

$$= M \oplus A_1 \oplus A_0 \quad - 1m$$

ckt - 1m

07

424, 40
1 1 1

clk1 0 1 1

clk2 0 0 1

clk3 1 0 0 1

$$D_2 = Q_1 \oplus Q_0$$

$$D_1 = Q_2$$

$$D_0 = Q_1$$

6(a)

circuit diagram - 3m.

Function Table - 1m.

Explanation - 3m.

7m.

6(b)

$Q_3 \ Q_2 \ Q_1 \ Q_0$

0 0 1 1

0 1 0 0

0 1 0 1


1 1 0 0

1 1 0 1

clk

$$\overline{Q_3} + \overline{Q_2} + Q_1 + \overline{Q_0} = 0 \quad - 2m$$


- 3m.



07

- 3m

5(c)



illy $Q_0, Q_1, \& Q_2$ to draw. - $\frac{Q_2, Q_1, Q_0}{111} - \text{UNIT III} - \text{①}$

7(a)

4 comparison points with block diagrams $2m \times 4$ points.

08m

7.(b) $T_1 = x a_2 + \bar{a}_1 a_2$
 $T_2 = x + \bar{a}_1 a_2$
 $Z_1 = x a_1$
 $Z_2 = x a_2$ } - 1m.

Excitation table

$a_1 a_2$	$T_1 T_2$		$Z_1 Z_2$	
	0	1	0	1
00	00	01	00	10
01	11	11	01	10
10	00	01	00	00
11	00	11	01	00

- 3m

Transition table.

$a_1 a_2$	$a_1^+ a_2^+$		$Z_1 Z_2$	
	0	1	0	1
00	00	01	00	10
01	10	10	01	10
10	10	11	00	00
11	11	00	01	00


- 3m

State table.

$a_1 a_2$	$a_1^+ a_2^+$		$Z_1 Z_2$	
	0	1	0	1
A	A	B	00	10
B	C	C	01	10
C	C	D	00	00
D	D	A	01	00

- 2m

State diagram.



- 3m.

8(a) - Block diagram - 4m.

- 10m

Explanation - 6m.

(b) Block diagram - 4m.

- 10m

Explanation - 6m.

x

6/6