




DESIGN OF CMOS LOGIC GATESSTICK DIAGRAM:

The Graphical representation of CMOS circuit

- * poly: represented by red colour
- * Metal1: " " blue colour
- * ndiff: represented by green colour
- * pdiff: represented by yellow colour
- * Via contact $\rightarrow$ 

Ex Stick diagram for CMOS inverter ckt


When poly cuts diffusion,
we will have a
transistor (PMOS
& NMOS)

Euler Path :-


↳ Ordering of gate

↳ To minimize the area, for routing we need ordering of gate.

Ex $Y = \overline{AB + E + CD}$



Euler's path: ABECD



2d: minimum

Layout Design Rules:

- * Layout design rules describe how small features can be and how closely they can be reliably packed in a particular manufacturing process.
- * Lambda-based rules are necessarily conservative because they round up dimensions to an integer multiple of lambda.
- * Designers often describe a process by its feature size.
- * Feature size refers to min transistor length, so lambda is half the feature size.

Length of gate $L = 180\text{nm}$ for 180nm technology.

$$\lambda = \frac{L}{2} = 90\text{nm, for 180nm technology} \\ = 0.09\mu\text{m}.$$

* Layout design rule:

- Metal and diffusion have min width and spacing of 2λ .
- Contacts are $2\lambda \times 2\lambda$ & must be surrounded by 1λ on the layers above & below.
- Polysilicon uses a width of 2λ .
- " overlaps diffusion by 2λ where a transistor is desired and has a spacing of 1λ away.

no transistor is desired.

→ Polysilicon & contacts have a spacing of 3λ from other polysilicon or contacts.

→ N-well surrounds pmos transistors by G1 & avoids nmos transistors by G1.

* Metals: 4d 4 metal to metal spacing is also 4d

* Diffusion (P & M): diffusion is of u1 & spacing is also u1


* polysilicon: width is 24 & space bt 2 polysilicon is 31

* Metal-1 - diffusion contact $\rightarrow 11$

* Metal 1 - polysilicon contact $\rightarrow$ 2/1

* Metal 1 - Metal 2 via $\rightarrow$ 3d

* CMOS INVERTER LAYOUT



$$\therefore \text{height of Inverter} : 4\mu + 4\mu + 4\mu + 6\mu + 6\mu + 4\mu + 4\mu + 4\mu \\ = 36\mu$$

$$\text{width of Inverter} = 12\mu = (4 + 4 + 4)\mu$$

$$\therefore \text{Area} : 36\mu \times 12\mu$$

DRC, LVS and Circuit Extraction.

* DRC [Design Rule Check]

- ↳ It will check minimum spacing of the layout.
- ↳ Spacing of contacts, diffusion, Poly, ^{Metal} etc.


* LVS (Layout Vs Schematic)

- ↳ It check for layout vs Schematic errors.

* Circuit Extraction / AV Extracted View (RC)

LATCH UP PROCESS & PREVENTION

- * latch up is a condition where a low impedance path is created between the supply pin and the ground pin.
- * This condition is created by a trigger but once activated, the low impedance path remains even if the trigger has been removed so the inverter output will not change upon changing the input.
- * due to interaction between parasitic pnp & npn transistor.
- * The structure formed by these resembles a Silicon Controlled rectifier (SCR, usually known as thyristor, a PNP device used in power electronics).
- * These form a +ve feedback loop, short ckt the power rail and ground rail, w eventually causes excessive current, & can even permanently damage device.



↳ latchup formatⁿ in CMOS inverter.


* The shunting resistors R_{well} and R_{sub} represent the effective resistance from the well tap to the PNP base and the substrate tap to the NPN base.

* For the circuit to latch up, several conditions must be met

① The transistor current gain product of β_n & β_p must be greater than 1 such that the structure will remain latched.

② Both emitter-base junctions of Q_n & Q_p must be forward biased to initiate & sustain latchup.

③ The power supply must be able to sustain the supply current drawn while latched (the holding current) & supply voltage (the holding voltage).



→ Steps to prevent latch up:

1] Reduce the beta of either or both parasitic devices.

In practice this can be achieved by increasing the spacing between the devices, which increases the width

of the lateral device. However, such increased spacing reduces packing density.

- ② Increase well & substrate doping concentration to reduce R_{well} & R_{sub} . For example, using retrograde doped wells.
- ③ Provide alternative (or better) collectors of the minority carriers. For example the use of guard rings around devices.

post test:

- ① Which layer is used for power and signal lines?
a) n-diffusion b) polysilicon c) metal d) p-diffusion
→ c) metal
- ② Which design method occupies or uses less area?
a) layer rule b) lambda rules c) micro rules d) source rule
→ c) micron rules
- ③ Design rules does not specify
a) Separations b) colours c) extensions d) linewidths
→ b) colours
- ④ stick diagrams does not gives the position of placement of the element.

⑤ The minimum spacing between two n-well is $8.5 \mu\text{m}$

⑥ Spacing bt 2 diffusion layers $\rightarrow 3\lambda$.


⑦ Width of n-diff & p-diffusion layer should be 2λ .

⑧ When two or more cuts of same type cross @ or touch each other, that represents electrical contact.

Chapter 4: Designing Combinational Logic Networks.

MOS Capacitance Models:

→ Normally we will have two capacitances, one gate capacitance and a diffusion capacitance (may be drain or source capacitance).



* We have capacitance between gate and polysilicon (p-substr - ϕ_{si})
let us say source is grounded.

* Now when gate voltage is 0, the nmos will be in cutoff. & there will be no channel

$\therefore$ capacitance will be bt gate and bulk & we call this capacitance as $C_g = C_{ox}(WL)$

L = length of channel, W = width of device

$$\therefore C_g = C_{ox}(WL) = C_0 \rightarrow \text{cutoff}$$

= area of gate

* Now when we increase gate voltage, transistor will be in triode region, channel is uniform and form second plate

Now capacitance is bt @gate and source

and ② gate and drain,

We will not have gate to bulk capacitance now.

$$\begin{aligned} \therefore C_g &= C_{gs} + C_{gd} \\ &= \frac{2}{3} C_{ox}(WL) + \frac{1}{2} C_{ox}(WL) \end{aligned}$$

$$C_g = C_{gs} + C_{gd} = C_{ox}WL \quad (C_{gb} = 0)$$

→ Now when transistor goes into saturation,

$V_{as} > V_t$, $V_{os} \geq V_{as} - V_t$ during this, pinch off happens @ drain


pinch off means channel becomes non existence @ drain.

that means there is no capacitance bt gate & drain. There is only capacitance between gate & source

$$\therefore C_{gs} \approx \frac{2}{3} C_{ox}WL \approx \frac{2}{3} C_{ox}(WL) \quad [C_{gd} = 0, C_{gb} = 0]$$

∴ ~~Overall~~

After all these capacitance, we have one more capacitance @ gate which is known as overlap capacitances




✓ when this happens in all regions there will be capacitances bt gate & drain and gate & source which is called as overlap capacitance.

→ We have diffusion capacitance also wrt to drain to bulk and source to bulk.

→ Diffusion capacitance is divided into bottom wall and ^(side) top-wall capacitance.

To understand these we see 3D models of mos




∴ Net capacitance is intrinsic capacitance and parasitic (diffusion) capacitances.

CMOS GATE DELAYS:

INVERTER:

→ Unit Inverter is a Inverter u has 1 pmos & 1 nmos with sizes $W_{pu} = W_{pn} = W_u = \text{unit width}$



$$C_{out} = C_{FEET,u} + C_L$$



$$t_{ro} = \text{Zero load rise time} = 2.2 R_{pu} C_{FEET,u}$$

$$t_{ro} = \alpha_{pu} C_{FEET,u}$$

$C_{FEET,u}$ is capacitance @ drain of inverter u is made up of 1 drain of pmos & nmos.


$$\therefore C_{FEET,u} = C_{dp} + C_{dn}$$

$$= 2C_{du} \quad (\text{as sizes are same})$$

$$\text{Node rise time } t_r = t_{ro} + \alpha_{pu} C_L$$

$$\rightarrow \text{fall time } t_f = t_{fo} + \alpha_{nu} C_L$$

If I scale the Inverter, that means if I change the widths of devices



Now when i scale by factor m

$$t_{ro,m} = 2.2 R_{p,m} C_{FET,m}$$

$$C_{FET,m} = m \cdot C_{FET,u}$$

as we know

$$R_{p,m} = \frac{R_{p,u}}{m}$$

$$R = \frac{1}{\beta (V_{DD} - V_t)}$$

$$\therefore t_{ro,m} = 2.2 \frac{R_{p,u}}{m} \cdot m C_{FET,u}$$

$$t_{ro} = t_{ro,m} = 2.2 R_{p,u} C_{FET}$$

$$t_{r,m} = t_{ro} + \alpha_{p,m} C_L$$

$$\text{where } \alpha_{p,m} = 2.2 R_{p,m} = 2.2 \frac{R_{p,u}}{m}$$


$$\therefore t_{r,m} = t_{ro} + \frac{\alpha_{pu}}{m} C_L$$

$$\text{Similarly } t_{f,m} = t_{fo} + \frac{\alpha_{nu}}{m} C_L$$

CMOS gate delays : NAND/NOR.

Nand:

Unit nand gate: $\rightarrow$ Width of PMOS & NMOS will be same as that of unit inverter.



$$C_{FET} = 3C_{DU}$$

$$P_f = \frac{2}{2} \times 3C_{DU} \Rightarrow 2C_{DU} = C_{FET,u}$$

$$C_{FET,u \text{ nand}} = \frac{3}{2} C_{FET,u}$$

$$tr_0' = 2.2 R_{pu} \frac{3}{2} C_{FET,u}$$

$$tr_0' = \frac{3}{2} tr_0 \text{ Zero load rise delay for unit inverter.}$$

$$tr = \frac{3}{2} tr_0 + \alpha_{pu} C_L \text{ same as unit inverter}$$

$$tr_N = \left(\frac{N+1}{2} \right) tr_0 + \alpha_{pu} C_L$$

$\downarrow$
N inputs

when scaled by 'm' times

$$tr_{N,m} = \left(\frac{N+1}{2} \right) tr_0 + \frac{\alpha_{pu}}{m} C_L$$

$$\text{fall time } t_{f0}' = 2.2 [2R_{nu}] \left(\frac{3}{2} C_{FET,u} \right)$$

$$t_{f0}' = 2.2 R_{nu} 3 C_{FET,u}$$

$$t_{f0}' = 3t_{f0}$$

$$t_{f0N}' = \frac{N(N+1)}{2} t_{f0}$$

Overall fall delay $t_{fN} = \frac{N(N+1)}{2} t_{f0} + N\alpha_{nu} C_L$

when scaled up by 'm' times


$$t_{fNm} = \frac{N(N+1)}{2} t_{f0} + \frac{N\alpha_{nu}}{m} C_L //$$

* NOR Gate

$$t_{fNm} = \left(\frac{N+1}{2} \right) t_{f0} + \frac{\alpha_{nu}}{m} C_{L//}$$


$$t_{rNm} = \frac{N(N+1)}{2} t_{r0} + \frac{N}{m} \alpha_{pu} C_{L//}$$

CMOS Gate delay: Numerical




Estimate worst case delay.

→ To have transition for a nor we should have other i/p's fixed 0 & for nand gate to have transition other i/p should be 1



If input A changes from 0 to 1 then o/p of inverter changes from 1 to 0. ∴ We need to find fall time for the first inverter.

To find fall time, we have to figure out the capacitance @ o/p of inverter. (fan out capacitance)




Now this o/p of inverter is feeding a ~~inve.ckt~~
w is 2 times scaled

that means it is feeding 1 nmos w is
 twice width of one poms which twice width

i/p capacitance of nor gate = o/p cap of inverter
 = $2C_{min}$

similarly i/p cap of nand gate = $3C_{min}$

& i/p cap of last inverter = $2C_{min}$



$$C_{min} = C_{pnt} + C_{pu} \\ = 2C_{qu}$$

↓ If scaled in
 units it becomes

W.K.T $C_{out} = C_{FET} + C_L$
 ↳ taken care in α

mC_{min}


→ now C_L for Inverter = $2C_{min}$

" " nor = $3C_{min}$

" " nand = $2C_{min}$

" " Inverter2 = $10C_{min}$


similarly for nand gate



→ fall time for inverter, Rise time of 3 i/p nor gate,
 fall time for 2 i/p nand gate, rise time of inverter

$$\therefore \text{time delay } t_d = \left[t_{fo} + \alpha_{nu} (2C_{min}) \right] + \left[6t_{ro} + \left(\frac{3}{2} \right) \alpha_{pu} (3C_{min}) \right] \\ + \left[3t_{fo} + \frac{2}{3} \alpha_{nu} (2C_{min}) \right] + \left[t_{ro} + \frac{\alpha_{pu}}{2} (10C_{min}) \right]$$

CMOS delay Minimization Inverter Cascade.



→ let us find delays @ each inverter

Overall delay will be sum of all time constants

$$T_d = T_1 + T_2 + \dots + T_N$$

$$T_d = R_1 C_2 + R_2 C_3 + R_3 C_4 + \dots + R_N C_{N+1}$$

Suppose if I choose uniform scaling factors

→ S is scaling factor.

when we scale 2 inverter by S

then $C_2 = S C_1$ & similarly

$$C_3 = S C_2 = S^2 C_1$$

$$\therefore R_1 C_2 = \underline{R_1 S C_1}, \quad R_2 C_3 = \frac{R_1 S^2 C_1}{S} = \underline{S R_1 C_1}$$

$$\therefore R_1 C_2 = R_2 C_3 = R_3 C_4 = S R_1 C_1$$

$\therefore$ delay of each stage is same if we have uniform scaling.

$$\boxed{\therefore T_d = N S R_1 C_1}$$

if $R_1 C_1 = T_r = \tau_{\text{inverter}}$

$$\boxed{\therefore T_d = N S T_r} \rightarrow \text{time delay for overall inverter chain.}$$

Now let us think decide about how many stages should we have or the value of N

$$C_L = S C_N, = S C_{N-1} = \dots$$

$$\therefore C_L = S^N C_1$$

$$\Rightarrow \boxed{N = \frac{\ln(C_L/C_1)}{\ln(S)}}$$

Now we have to find value of N for w the delay is minimum

WKT $\therefore$ derivative ^{w.r.t S} & equate to 0

$$T_d = N S T_r$$

$$T_d = \frac{\ln(C_L/C_1)}{\ln(S)} S T_r$$

$$\rightarrow \ln(S) - 1 = 0$$

$$\ln(S) = 1$$

$$\boxed{S = e} = 2.718$$

$\rightarrow$ This says if we inverter chain & if we scale them by factor of e then we will have minimum delay.

$$\boxed{N = \frac{\ln(C_L/C_1)}{1} = \ln(C_L/C_1)}$$

Numerical :

→ $C_L = 10 \text{ pF}$, $C_1 = 20 \text{ fF}$, $\beta_1 = 200 \mu\text{A/V}^2$

Find Design inverter chain find N & s .

→ $N = \ln\left(\frac{C_L}{C_1}\right) = \ln\left(\frac{10 \text{ pF}}{20 \text{ fF}}\right) = \ln(500) = 6.21 \approx 6$


But N should be a integer

∴ N should be buffer even as it is a buffer

∴ $N = 6$

$$s = \left(\frac{C_L}{C_1}\right)^{1/N} = 2.82$$

∴ Inverter Cascade is



CMOS LOGICAL EFFORT

→ If we have more possibilities for doing a logical chain. To choose bet one we use or we find logical effort.

→ Overall delay $d = f + p$

where f = stage effort / effort delay


p = parasitic delay

→ Stage effort $f = gh$


where g = logical effort

h = electrical effort

→ logical effort : defined as



ref inverter unit



logical effort of any gate is defined as ratio of input capacitance of that gate to input capacitance of ref unit inverter.

$$\therefore g = \text{logical effort} = \frac{C_{in}}{C_{min}}$$

→ Electrical effort : is ratio of o/p capacitance of that logic gate to its i/p capacitance of that gate

$$h = \frac{C_L}{C_{in}}$$

→ G = path logical effort = product of logical effort of each logic gates.


If I have N logic gates then

$$G = \prod_{i=1}^N g_i$$

→ H = path electrical effort = product of individual electrical effort
 $\therefore H = \prod_{i=1}^N h_i$

→ $\therefore$ Path effort = $F = GH$

① logical effort of ref Inverter (Symmetric inverter) → $\beta_p = \beta_n$
 If $\beta_p = \beta_n$ then $r.w_u$ & w_u



$$\begin{aligned} C_{min} &= C_{qn} + C_{qp} \\ &= C_{ox} w_u L + C_{ox} (r w_u) L \\ &= \frac{C_{ox} w_u L (1+r)}{C_{qn}} \end{aligned}$$


$$\therefore C_{min} = C_{qn} (1+r) \quad ***$$

logical effort $g_{NOT} = \frac{C_{in}}{C_{min}} = \frac{C_{min}}{C_{min}} = 1$

$\gamma = \text{mobility ratio}$

logical effort for Nand gate.

Now $C_{in} = C_{au}(2+\gamma)$



$$\therefore g = \frac{C_{in}}{C_{min}} = \frac{C_{au}(2+\gamma)}{C_{au}(1+\gamma)}$$

$$\therefore g_{NAND} = \frac{2+\gamma}{1+\gamma} \rightarrow \text{2 input nand gate}$$

$$\rightarrow \text{for } n \text{ input nand gate}$$

$$g_{NAND,n} = \frac{n+\gamma}{1+\gamma}$$


logical effort for NOR Gate.

$$g_{NOR,n} = \frac{1+n\gamma}{1+\gamma}$$

NUMERICAL:

$\gamma = 2.5$

①



Findout Sizing these logical devices so that we have minimum delay across chain.

$F = GH$

$f_1 = f_2 = f_3 = \hat{f}$

$F = f_1 \cdot f_2 \cdot f_3 = (\hat{f})^3$

$\therefore \hat{f} = F^{1/3} \quad (F^{1/N})$

$$F = (g_1, g_2, g_3)(h_1, h_2, h_3)$$

$$= \left[(1) \left(\frac{1+2r}{1+r} \right) \left(\frac{2+r}{2+r} \right) \right] \left[\left(\frac{C_2}{C_1} \right) \left(\frac{C_3}{C_2} \right) \left(\frac{C_4}{C_3} \right) \right]$$

$$F = 55$$

$$\Rightarrow \therefore \hat{r} = (55)^{1/3} = 3.8$$


$$f_1 = g_1 h_1 \Rightarrow C_2 = 76.35 fF$$

$$f_2 = g_2 h_2 \Rightarrow C_3 = 169.5 fF$$

$$f_3 = g_3 h_3 \Rightarrow C_4 = 500 fF$$

* Pseudo nMOS & clocked CMOS logic circuits:

• Pseudo nMOS




PMOS ckt gets reduced
 - Disadvantage: Ratioing of the logic $\therefore$ we need to manage strength of nMOS & pMOS

$$\text{pMOS } \left(\frac{w}{L}\right)_p \gg \left(\frac{w}{L}\right)_n \text{ to compete with nMOS logic structure}$$


since pMOS gate is grounded hence $V_{out} = 1$

Example • NAND Gate = $\overline{A \cdot B}$



If $A = B = 1$
 then C_{out} is able to discharge.


* Clocked CMOS ckt: Inverter logic




← C²MOS Inverter $\phi = \text{clock}$

ϕ & $\bar{\phi}$ are non-overlapping clock

When $\phi = 0 \Rightarrow \bar{\phi} = 1$
only then inverter works/operates.



* Dynamic & Domino Logic Circuits.



$\phi = 0 \rightarrow \text{pre charge state}$
 $\Rightarrow V_{out} = V_{DD}$

$\phi = 1 \rightarrow \text{Evaluate state}$
 $\Rightarrow \text{nmos logic gates}$

evaluated. i.e. whatever is


the logic of nmos logic

Cout can discharge or hold the value of Vout of '0' or '1' depending on the nmos logic used.

Disadvantage:

- Cascading of dynamic logic
- Charge sharing

① Cascading issue of dynamic CMOS logic:



Initially $A=1, B=0$

$V_{out} = 1$ [$\Phi=0$ precharge]


$V_{out} = 1$ [$\Phi=1$ evaluate state]

↳ as $B=0$

$A=1, B=1$ [Evaluate state]

Should be $V_{out} = 0 \Rightarrow$ But $V_{out} = 1 \rightarrow$ propagates to next logic

② Charge sharing




$\Phi=0$ $V_{out} = V_{DD}$

$\Rightarrow A=1$ & $B=1$

C_{out} discharges & charges C_x
hence $V_{out} \neq 0$

* To overcome the problem of dynamic logic
 → Domino logic circuit = dynamic logic + Static Inverter.



$\Phi = 0$ precharge state

$$V_{out} = V_{DD} = 1$$


$$\Rightarrow A=1 \text{ \& } B=0, V_{out}=1$$

$$\Rightarrow A=1 \text{ \& } B=1$$


$$V_{out1} = 1 \xrightarrow{L} [\text{Evaluation state}]$$

* Dual Rail logic Networks:

P. CVSL → Cascade Voltage Set logic




• AND/NAND



A	B	AND	NAND	f	f̄
0	0	0	1	0	1
0	1	0	1	0	1
1	0	0	1	0	1
1	1	1	0	1	0


Reduces the area size

• OR/NOR




A	B	OR	NOR	f	f̄
0	0	0	1	0	1
0	1	1	0	1	0
1	0	1	0	1	0
1	1	1	0	1	0

ii) CPM → Complementary Pass Logic



• AND/NAND



Disadvantage of using nMOS as a part of transistor is that complete logic is not transferred @ the o/p.
To overcome we use inverter @ o/p w holds the complete logic

